


BUS BASED MULTI BOARD ARCHITECTURE

Figure 2



Prior Art

Figure 3

Prior Art

IC WITH uP INTERFACE AND LOCAL BUS INTERFACE




Figure 4

Prior Art

IC WITH LOCAL BUS INTERFACE




Figure 5

ASIC implementation of CMI with CMPI macro-cells interface





Figure 6

ASIC implementation of CMI with CBBI macro-cells interface




Prior Art

- Cluster of macro-cells
- Registers
- RFi/WFi/Mi/LMi controller

Figure 7

ASIC implementation of CLBI with CBBI macro-cells interface



Prior Art

Figure 8

ASIC implementation of CLBI with CMPI macro-cells interface




Figure 9

Board hosting ASIC implementation of AAL5 interfaced via DMI




Figure 10

Board hosting FPGA bread-boarding implementation of a DMI for microprocessor interface and a DMI for local bus interface




Figure 11

Board hosting FPGA bread-boarding implementation of DMI




Figure 12

COMMON BUS exploded in sub-buses




Figure 13

Common bus exploded in sub-buses

Interrupt Request (1, 2, i, ..., N)





Figure 14

DMI MAIN INTERNAL ARCHITECTURE



DMI compliant macro-cell basic architecture




Figure 15

Figure 16

DMI PERIPHERAL Shadowed Layers




Figure 17




Figure 18

DMI LEAF : Preliminary

FS_REG[4:0]

DMI LEAF: Prefetchable Resources

SYNC_WRITE,
 SYNC_READ,
 CS[31:0],
 WR_DATA2REG[31:0],
 +
 CLEAR (to Read&Reset)

zu

zu

CTRL&SEL2REG(G)
ADDRESS2LAYERS[31:0]

Common-Bus

RD_DATA_REG[31:0], STRB_REG

clock clk


WRDATA2LAYERS[31:0]

cbus_clk -

RD DATA2CB[31:0]

Macro-cell Logic

Macro-cell



DMI LEAF : Prefetchable Resources - Registers Layer (REGBLOCK)





Figure 19

Figure 20


REGBLOCK Registers Types



NOTE referred to Counter Register
DATA_FROM_CB[31:0] is THRESHOLD[31:0]
DATA2CB[31:0] is COUNTER[31:0]

Figure 21


REGBLOCK SYNCHRONIZER Register Synchronizer Types



DMI LEAF : Prefetchable Resources - Memories Layer (MEMBLOCK)

Figure 22


APPLI MEM




DMI LEAF : Not Prefetchable Resources FIFO Layer (FIFOBLOCK)

Figure 23


APPLI WF APPLI RF





Status Register and Status Register Synchronizer

Figure 25



Pulse to Pulse Synchronization Unit




Figure 26

Figure 27

Timing Diagram of Pulse to Pulse Synchronization Unit





Figure 28

Advantages of Distributed Synchronization



EXTERNAL BUS AGENT DMI acting as Master Read Transaction from DMI PERIPHERAL 1

Figure 29




Figure 30

Asynchronous two phase handshake protocol: read





Figure 32

EBA-DMI ROOT interface
MASTER: EBA
SLAVE: DMI ROOT



Prior Art

EBA-DMI ROOT interface
MASTER: DMI ROOT
SLAVE: EBA




Figure 33


Prior Art

Figure 34

DMI PERIPHERAL support for Transaction Requesters

Application Logic charged of Registers Interfacing

DLI&DFA&SLI&SFA&VDBL&DBL&SSA2REGBLOCK



SSA2REGBLOCK

DSA2REGBLOCK

TRB (Transaction Request Booking)



TR (Transaction Request)

cbus_clk

DMI Slave Mode Overall Algorithm Representation Read Transaction from DMI PERIPHERAL + Read Transaction from EXTERNAL BUS AGENT




Figure 35

Figure 36




Figure 37




Figure 38

DMI Slave Mode Overall Algorithm Representation Write Transaction from EXTERNAL BUS AGENT + Write Transaction to DMI PERIPHERAL




Figure 39

Message Sequence Chart
EXTERNAL BUS AGENT acting as Master - DMI acting as Slave
WRITE Transaction to DMI PERIPHERAL 1/Prefetchable resource
EXTERNAL BUS AGENT (master) Termination




Figure 40




Figure 42




Figure 43




Figure 44




Figure 45




Figure 46




Figure 47






Figure 49




Figure 50




Figure 51





Figure 52







Figure 54






Figure 55